

**TITLE**

**METHOD FOR FABRICATING TRENCH ISOLATIONS WITH HIGH**  
**ASPECT RATIO**

**BACKGROUND OF THE INVENTION**

**5 Field of the Invention**

The present invention relates to a method for fabricating semiconductor integrated circuits, and more specifically to a method for fabricating trench isolations with high aspect ratio.

**10 Description of the Related Art**

Recently, as fabrication techniques for semiconductor integrated circuits have developed, the number of elements in a chip has increased. Element size has integration density has increased. Fabrication line  
15 width has decreased from sub-micron to quarter-micron, and smaller. Regardless of the reduction in element size, however, adequate insulation or isolation must be is required among individual elements in a chip so that optimal performance can be achieved. This technique is  
20 called device isolation technology. The main object is to form isolations among individual elements, reducing their size as much as possible, ensuring superior isolation while creating more chip space for more elements.

25 Among the different element isolation techniques LOCOS and trench isolation are the most commonly used. The trench isolation technique has received particular notice as it provides a small isolation region and the

substrate surface remains level post process. The conventional high density plasma chemical vapor deposition (HDPCVD) method for fabricating trench isolations with high aspect ratio, in excess of 6, for  
5 example, requires multiple deposition and etching cycles, thus it is expensive and offers reduced yield. Additionally, as the density of integrated circuits increases and element size is reduced, HPCVD provides inadequate step coverage resulting in incompletely filled  
10 trenches, and is detrimental to isolation between elements.

Currently, the low pressure chemical vapor deposition (LPCVD) method is typically employed to step coverage. To further illustrate the process, Figs. 1A  
15 to 1B show the fabrication method in cross sections.

First, referring to FIG. 1A, a pad layer is formed on a semiconductor substrate 10. For example, a pad oxide layer 11 is formed on a silicon substrate by CVD or thermal oxidation, and a pad nitride layer 12 is  
20 deposited on the pad oxide layer 11 by CVD. The pad oxide layer 11 and the pad nitride layer 12 comprise the pad layer. Next, the pad oxide layer 11 and the pad nitride layer 12 are patterned by photolithography and etching to expose the area of the semiconductor substrate  
25 10 where the element isolation region is to be formed. The patterned pad layer is subsequently used as a mask to etch the semiconductor substrate 10, and a trench is formed therein for the element isolation region.

Next, referring to FIG. 1B, thermal oxidation is  
30 performed to grow an oxide liner 14 covering the bottom

and sidewalls of the trench. Subsequently, a nitride liner 16 is formed conformally on the pad layer and the oxide liner 14. LPCVD is then performed, for example, using TEOS as the reactant to deposit a TEOS layer 18 as  
5 a dielectric layer, completely filling the trench shown in Fig. 1B. Although LPCVD can improve step it has some drawbacks as shown in Fig. 1C.

Referring to FIG. 1C, as the aspect ratio of the trench exceeds 6, the conventionally deposited (by LPCVD)  
10 TEOS layer 18, may have voids 20 near the opening of the trench. The voids 20 are then filled with etching solution, thus the TEOS layer 18 is etched and larger void formations are created therein. Larger voids result in structural instability and reduced element  
15 reliability. Additionally, to improve the inferior TEOS dielectric characteristics it is necessary to perform a high temperature thermal annealing procedure with longer reaction time. The intensive thermal annealing procedure, however, often adversely affects the  
20 peripheral elements.

#### **SUMMARY OF THE INVENTION**

In order to overcome the disadvantages of the conventional method, an object of the invention is to provide a method for fabricating trench isolations that  
25 improves the gap-filling properties of the dielectric layer and provide a rapid thermal annealing procedure. The invention provides a simple and low-cost fabrication process.

The method for fabricating trench isolations provided in the invention includes the following steps. First, a semiconductor substrate with a trench is provided, and a first dielectric layer is formed on the  
5 substrate and fills the trench by LPCVD. Next, the first dielectric layer is etched, so that its surface is lowered to the opening of the trench. Subsequently, a second dielectric layer is formed on the first dielectric layer by HPCVD. Then, the second dielectric layer is  
10 planarized by CMP. Finally, a rapid thermal annealing procedure is performed.

The present invention combines both LPCVD and HPCVD with adequate process sequence and conditions. The advantages of this combination are described in the  
15 following. The invention eliminates the complicated and expensive multiple deposition and etching cycles required by conventional HPCVD, thus simplifying the process and reducing the cost thereof. A second dielectric layer with superior dielectric characteristics is deposited on  
20 the first dielectric layer, so that the lengthy conventional annealing can be replaced by a rapid thermal annealing procedure, thus improving the characteristics of the second dielectric layer. The anisotropic etching and wet etching using hydrogen fluoride lower the surface  
25 of the first dielectric layer, by a specific height, to the opening of the trench, thus filling voids near the opening of the trench and providing improved gap-filling properties.

Another method for fabricating trench isolations  
30 provided in the invention includes the following steps.

First, a semiconductor substrate with a first trench with a relatively high aspect ratio and a second trench with a relatively low aspect ratio is provided, and a first dielectric layer is formed on the substrate and fills  
5 both trenches by LPCVD. Next, the first dielectric layer is etched, and its surface is lowered by a specific height to the opening of the first trench, and a spacer is formed simultaneously on the sidewalls of the second trench. A second dielectric layer is subsequently formed  
10 on the first dielectric layer by HPCVD. The second dielectric layer is then planarized by CMP. Finally, a rapid thermal annealing procedure is performed. In addition to the above advantages, the method of the present invention is also suitable for fabricating  
15 elements having trenches with different aspect ratios, such as SOC (system on a chip) or 100 nm DRAM.

According to a preferred embodiment of the invention, the reactant of the LPCVD is TEOS. The TEOS layer formed on the substrate and the sidewalls of the  
20 trench is etched by anisotropic etching and wet etching using hydrogen fluoride in order, facilitating subsequent HDPCVD. The second dielectric layer is deposited by HDPCVD using  $O_2$  and  $SiH_4$  as reactants with Ar sputtering.

A detailed description is given in the following  
25 embodiments with reference to the accompanying drawings.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

The present invention can be more fully understood by reading the subsequent detailed description and

examples with references made to the accompanying drawings, wherein:

Figs. 1A~1B are cross sections of fabricating a trench isolation by using the conventional LPCVD method;  
5 Fig. 1C shows the drawbacks of the prior art.

Figs. 2A~2E are cross sections of the method for fabricating a trench isolation in a preferred embodiment of the invention.

#### DETAILED DESCRIPTION OF THE INVENTION

10 Figs. 2A~2E illustrate cross sections of the method for fabricating a trench isolation according to the invention.

FIG. 2A, illustrates the initial step of the invention, in which a pad oxide layer 101 is formed on a  
15 semiconductor substrate 100, such as a silicon substrate, by CVD or thermal oxidation. A pad nitride layer 102 is then deposited on the pad oxide layer 101 by CVD. The pad oxide layer 101 and the pad nitride layer 102 comprise a pad layer. Next, the pad oxide layer 101 and  
20 the pad nitride layer 102 are patterned by photolithography and etching to expose the area of semiconductor substrate 100, where the element isolation region is to be formed. The patterned pad layer is subsequently used as a mask to etch the semiconductor  
25 substrate 100; a first trench 103 with a relatively high aspect ratio and a second trench 104 with a relatively low aspect ratio are then formed. Thermal oxidation is performed to grow an oxide liner 105 covering the bottom and sidewalls of the trench. Subsequently, a nitride

liner 106 is formed conformally on the pad layer and the oxide liner 105.

Referring next to FIG. 2B, LPCVD is performed, for example, using TEOS as the reactant to deposit a first dielectric layer 107 on the nitride liner 106. The thickness of the first dielectric layer 107 is about 500~3500Å. Voids 108 appear near the opening of the first trench 103 while the first dielectric layer 107 fills the first trench 103 with higher aspect ratio.

FIG. 2C illustrates the etching step, including anisotropic etching such as RIE or plasma etching and the wet etching using hydrogen fluoride, wherein hydrogen fluoride is a diluted solution, with a concentration ratio of 200:1. After etching, the surface of the first dielectric layer 107 is lowered by about 100~1000Å to the opening of the first trench 103, and the first dielectric layer 107 forms a spacer 109 on the sidewalls of the second trench 104 simultaneously.

Subsequently, referring to FIG. 2D, the second dielectric layer 110 is deposited on the first dielectric layer 107 by HDPCVD using O<sub>2</sub> and SiH<sub>4</sub> as reactants with Ar sputtering. The HDPCVD begins with a relatively low deposition/sputtering ratio and is followed by a relatively high deposition/sputtering ratio.

Finally, referring to FIG. 2E, a planarization process, such as CMP, which can be either slurry-based CMP or fixed abrasive CMP is performed to remove the uneven second dielectric layer 110 covering the pad nitride layer 102, and leave the second dielectric layer 110 inside the trench. Subsequently, a rapid thermal

annealing procedure is performed at 900°C for about 15~30 min to increase the mechanical robustness of the entire isolation structure. The pad nitride layer 102 and the pad oxide layer 101 are then removed using appropriate  
5 liquid or etching to expose the element region. Accordingly, the trench isolation of the present invention is achieved.

Compared to the prior art, the method for fabricating a trench isolation of the present invention  
10 has several advantages. First, the present invention prevents void formations near the opening of the trench. Second, the conventional method using HDPCVD usually requires 7 or 9 steps to accomplish this task. Thus, by combining both LPCVD and HDPCVD the present invention is  
15 simple and cost-effective. Finally, the rapid thermal annealing procedure reduces the adverse effects on peripheral elements. Accordingly, the present invention obtains trench isolation with low or high aspect ratio without voids, resulting in increased quality thereof.

20 While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements  
25 (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.